



20th Euromicro Conference on Digital System Design

Vienna, Austria, Aug. 30th - Sept. 1st, 2017

Call for Papers

DSD 2017

DSD STEERING COMMITTEE

Lech Jozwiak (TU Eindhoven, NL) - Chairman
Krzysztof Kuchcinski (U Lund, SE)
António Nuñez (IUMA/ULPGC, ES)
Francesco Leparati (U Pavia, IT)
Eugenio Villar (TEISA U Cantabria, ES)
José Silva Matos (U Porto, PT)

DSD PROGRAM CHAIRS

Hana Kubatova (CTU Prague, CZ) - Chair
Martin Novotny (CTU Prague, CZ) - Co-chair

GENERAL CHAIR

Erwin Schoitsch (AIT Vienna, AT)

PUBLICATION CHAIR

Amund Skavhaug (Norwegian UST, NO)

PUBLICITY CHAIR

Paris Kitsos (TEI of Western Greece, GR)

MCSDIA 2017 SESSION CHAIRS

Kim Grüttner (OFFIS, DE) – Chair
Eugenio Villar (U Cantabria, ES) – Co-chair

MCSDIA 2017 PROGRAM COMMITTEE (TO BE UPDATED)

Kim Grüttner (OFFIS, DE)
Eugenio Villar (U Cantabria, ES)
Sanjoy Baruah (U North Carolina, USA)
Gedare Bloom (George Washington U, USA)
Francisco J. Cazorla (BSC & IIIA-CSIC, ES)
Alfonso Crespo (UPV & FentISS, ES)
Arvind Easwaran (Nanyang TU, Singapore)
William Fornaciari (Politecnico di Milano, IT)
Franco Fummi (U Verona, IT)
Kees Goossens (TU/e, NL)
Philipp A. Hartmann (Intel, DE)
Silvia Mazzini (INTECS, IT)
Julio Medina (U Cantabria, ES)
Moritz Neukirchner (Elektrobit Auto., DE)
Roman Obermaisser (U Siegen, DE)
Michael Paulitsch (Thales, AT)
Ingo Sander (KTH, SE)
Ingo Stierand (CvO Uni Oldenburg, DE)
Jean-Loup Terrailon (ESA, NL)
Salvador Trujillo (IK4-IKERLAN, ES)
Sascha Uhrig (Airbus, DE)
Andreas von Schwerin (Siemens, DE)

Contact information

Kim Grüttner
OFFIS – Institute for Information Technology
Hardware/Software Design Methodology
Escherweg 2
D-26121 Oldenburg - Germany
Phone/Fax.: +49 441 9722-228/278
E-Mail: kim.gruettnr@offis.de
URL: <http://www.offis.de>



SPECIAL SESSION ON “MIXED-CRITICALITY SYSTEM DESIGN, IMPLEMENTATION AND ANALYSIS” (MCSDIA)

SPECIAL SESSION SCOPE

Modern embedded appliances already integrate a multitude of functionalities with potentially different criticality levels into a single system and this trend is expected to grow in the near future. The integration of multiple functions with different criticality and certification assurance levels on a shared computing platform constitutes a mixed-criticality system (MCS). Mixed-criticality systems range from lowest assurance requirements up to the highest criticality levels (e.g., DAL A in RTCA DO-178B or SIL4 in EN ISO/IEC 61508). In many domains such as automotive, avionics and industrial control, the economic success depends on the ability to design, implement, qualify and certify advanced real-time embedded systems within bounded time, effort and costs. Without appropriate preconditions, the integration of mixed-criticality subsystems can lead to a significant and potentially unacceptable increase of engineering and certification costs. There are several ongoing research initiatives studying mixed-criticality integration in single and multicore processors, as well as on distributed systems. Key challenges are the combination of software virtualization and hardware segregation and the extension of partitioning mechanisms jointly addressing significant extra-functional requirements (e.g., time, energy and power budgets, adaptivity, reliability, safety, security, volume, weight, etc.) along with a proven development and certification methodology. To support the design and implementation of mixed-criticality systems, new design techniques and tools for the analysis of extra-functional properties are required.

TOPICS OF INTEREST INCLUDE (BUT ARE NOT LIMITED TO):

- Requirements engineering and traceability for mixed-criticality systems
- Multi-physical component- and model-based design techniques
- Reliability and energy integrity of services for mixed-criticality systems, health monitoring
- Dependable operation of battery-driven/mobile mixed-criticality systems
- Dynamic resource management for mixed-criticality systems
- Mechanisms for temporal and spatial partitioning, including physical resource virtualization for temporal and spatial segregation and resources partitioning techniques at chip and cluster level to achieve composability in multiple dimensions (time, power, temperature)
- Solutions for communication resource partitioning and virtualization on chip and off-chip
- Composable analysis of extra-functional properties (like timing, power, temperature, safety and security) & certification techniques
- (Incremental) verification of extra-functional properties
- Modular safety cases
- Design-space exploration for multi-physical mixed-criticality systems
- Industrial case-studies and best practice

SUBMISSION GUIDELINES

Authors are encouraged to submit their manuscripts to <https://easychair.org/conferences/?conf=dsd2017>. Should an unexpected web access problem be encountered, please contact the Program Chair by email (dsd2017@easychair.org).

Each manuscript should include the complete paper text, all illustrations, and references. The manuscript should conform to the IEEE format: single-spaced, double column, US letter page size, 10-point size Times Roman font, up to 8 pages. In order to conduct a blind review, no indication of the authors' names should appear in the manuscript, references included.

IEEE Conference Publishing Services (CPS) will publish accepted papers in the conference proceedings and the proceedings will be submitted to the IEEE Xplore Digital library and indexing services. Extended versions of selected best papers will be published in a special issue of the ISI indexed “Microprocessors and Microsystems: Embedded Hardware Design” Elsevier journal.

IMPORTANT DATES

Deadline for paper submission: April 15th
Notification of acceptance: June 10th
Camera ready papers: July 1st

MORE INFORMATION (WEB PAGES)

- DSD 2017: <http://dsd-seaa2017.ocg.at>
- Euromicro: www.euromicro.org